

AMS Timing Closure with Coside

Using timing-aware models and static analysis techniques

Guillermo Conde, Infineon Technologies Austria
09.11.2021



Table of contents

1	Introduction	3
2	Timing in Synchronous Digital Systems	6
3	Timing in AMS Systems	9
4	The Liberty Block	12
5	Coming Next	17

Table of contents

1	Introduction	3
2	Timing in Synchronous Digital Systems	6
3	Timing in AMS Systems	9
4	The Liberty Block	12
5	Coming Next	17

Introduction

Timing Closure

- › process by which a logic design (sequential + combinatorial gates) is modified to meet its timing requirements.

Semi-custom designs using STA

- › Timing requirements are translated into static timing constraints to the EDA tool.
- › Models including accurate characterization

Timing Closure in AMS systems

- › No timing requirements in place.
- › Models do not include any timing characterization.
- › Timing issues detected very late in development




Table of contents

1	Introduction	3
2	Timing in Synchronous Digital Systems	6
3	Timing in AMS Systems	9
4	The Liberty Block	12
5	Coming Next	17

Timing basics in digital systems

- › Most common sequencing elements are latches and flip-flops







FIGURE 10.1 Latches and flip-flops

- › Basic timing constraints and delays
- › Worst case scenario known including PVT
- › Systematic method to guarantee proper timing (STA)
- › Systems insensitive to PVT variations once timing is guaranteed

- › Digital flow rules: Synchronous systems based on FFs and constant clock period



Semi-custom design flow




FIGURE 14.20 RTL synthesis flow

STA evaluates automatically all timing paths

Intrinsic gate delay derived from the library

Loads are either estimated statistically or derived from the floorplanning.

Source: CMOS VLSI Design, Neil H.E Weste

Table of contents

1	Introduction	3
2	Timing in Synchronous Digital Systems	6
3	Timing in AMS Systems	9
4	The Liberty Block	12
5	Coming Next	17

Full-custom design flow




FIGURE 14.25 Mixed-signal or custom-design flow

Source: CMOS VLSI Design, Neil H.E Weste

Extracted simulation at system level late in the development phase

No timing analysis tools available

Potential failing scenarios have to be identified in advanced


AMS system components

Semi-custom logic (digital part)

- › Logic gates
- › Sequential gates
 - › Flip-flops

Full-custom Logic (in the analog part)

- › Logic gates
- › Sequential gates
 - › Flip-flops
 - › Latches
 - › Special cells



AMS System

- › Analog part
 - › Full-custom logic: Timing provided by Liberty files
 - › Analog Blocks: Timing has to be characterized
- › Digital Part: Timing closure determined by STA




Table of contents

1	Introduction	3
2	Timing in Synchronous Digital Systems	6
3	Timing in AMS Systems	9
4	The Liberty Block	12
5	Coming Next	17


Timing-aware models

- > System C models with 4-value data types
- > Delay included
- > Time stamps taken at every event
- > Automatic checks on
 - Setup and hold time
 - Reset recovery and removal
 - Minimum Pulse Width

Delay Path [ps]	Load Capacitance [fF]				
	5	10	25	50	250
CP ↑ ⇒ QN ↓	403	422	473	552	1.18e+03
CP ↑ ⇒ QN ↑	443	463	519	613	1.35e+03
RN ↓ ⇒ QN ↑	266	286	343	436	1.18e+03

Check	Constraint [ps]
	typ
D ↓ setup CP ↑	133
D ↓ hold CP ↑	14.9
D ↑ setup CP ↑	159
D ↑ hold CP ↑	24.2
RN ↑ recovery CP ↑	-261
RN ↑ removal CP ↑	263


MPW	value [ps]
CP (L)	173
CP (H)	156
RN (L)	274



Liberty Files

› Open Source ASCII format to specify:

- PVT Characterization
- Area
- **Timing**
- Power
- Noise



Joseph A. Elias, Ph.D, University of Kentucky, Adjunct Professor, ECE Dept., Cypress Semiconductor MTS

› Cell delays/constraints depending on:

- Input slew
- Output load


```

direction      : output;
capacitance    : 0;
max_capacitance : 0.256;
min_capacitance : 0.001;
related_ground_pin : VSS;
related_power_pin : VDD;
function       : "ION";
power_down_function : "VDD + VSS";
/* characterization range(ION) = [1E-15, 256E-15] F */
/* characterization range(CP) = [5e-11, 1.2e-08] s */
/* characterization range(RN) = [5e-11, 1.2e-08] s */
timing
  related_pin      : "CP";
  timing_type      : "rising_edge";
  cell_fall(stp_load) {
    index 2*( 0.001000, 0.002000, 0.004000, 0.008000, 0.016000, 0.032000, 0.064000, 0.128000, 0.256000 );
    values( * 0.384626, 0.389638, 0.398695, 0.414765, 0.443268, 0.495594, 0.596684, 0.797313, 1.198060 );
    * 0.389838, 0.403931, 0.418026, 0.420000, 0.452881, 0.480996, 0.518007, 0.613624, 1.012179;
    * 0.410935, 0.424666, 0.438397, 0.408500, 0.449086, 0.539419, 0.631419, 0.835160, 1.233800;
    * 0.448812, 0.453825, 0.462881, 0.478952, 0.507455, 0.559781, 0.668073, 0.861499, 1.262260;
    * 0.501400, 0.506413, 0.515470, 0.531541, 0.560044, 0.612372, 0.713465, 0.914095, 1.314840;
    * 0.549201, 0.554214, 0.563274, 0.579345, 0.607850, 0.660180, 0.761274, 0.961908, 1.362640;
    * 0.596850, 0.601872, 0.610933, 0.627006, 0.655513, 0.707840, 0.808987, 1.009580, 1.410330;
    * 0.622917, 0.627935, 0.636996, 0.653072, 0.681586, 0.733927, 0.835032, 1.035670, 1.436420;
    * 0.621233, 0.626252, 0.635313, 0.651391, 0.679906, 0.732251, 0.833359, 1.034000, 1.434740;
  }

```

Delay Path [ps]	Load Capacitance [fF]				
	5	10	25	50	250
CP ⇒ QN	403	422	473	552	1.18e+03
CP ⇒ QN	443	463	519	613	1.35e+03
RN ⇒ QN	266	286	343	436	1.18e+03

Liberty blocks



Liberty flowchart




Table of contents

1	Introduction	3
2	Timing in Synchronous Digital Systems	6
3	Timing in AMS Systems	9
4	The Liberty Block	12
5	Coming Next	17

Achievements

Automatic timing calculation

- › Assignment of delay and constraints directly from Liberty files into the Liberty blocks


AMS timing-aware simulations

- › Automatic detection of scenarios with timing violations

Multi-corner simulations

- › Timing-aware simulations over corners via statistical library

Future Work





Part of your life. Part of tomorrow.