

Fast and Furious Quick Innovation from Idea to Real Prototype

Simone Fontanesi, Infineon Technologies Austria AG, Villach, Austria
Gaetano Formato, Infineon Technologies Austria AG, Villach, Austria
Thomas Arndt, COSEDA Technologies GmbH, Dresden, Germany
Andrea Monterastelli, Infineon Technologies Austria AG, Villach, Austria



Agenda

1

Motivation

2

Methodology

3

Results and Conclusions


Selling an idea with a prototype



A possible approach...



...Our vision!



Agenda

1

Motivation




2

Methodology




3

Results and Conclusions


Magnetic sensors for automotive applications




Virtual prototyping for concept definition




From simulation to real HW



Fast & Furious: the methodology in a nutshell



SystemC Modeling




```

void gmr_bridge::processing()
{
    double V_p = Vdds_i.read() * R_right_i.read() / (R_left_i.read() + R_right_i.read());
    double V_n = Vdds_i.read() * R_left_i.read() / (R_left_i.read() + R_right_i.read());
    Vp_o.write(V_p);
    Vn_o.write(V_n);

    //calculate and write the current that flows in the bridge
    double current;
    if(Vdds_i.read() == 0){
        current = 0;
    }
}

```


Regressive simulations



C - Measurement@Angle 7 rad										
Vibration phase Offset in deg@0.1 is equal to one period!										
Amplitude	0	0.6	1.2	1.8	2.4	3	3.6	4.2	4.8	5.4
0.3	2	2	2	2	2	2	2	2	2	2
0.5	2	2	2	2	2	2	2	2	2	2
0.7	2	2	2	2	2	2	2	2	2	2
0.9	2	1	1	2	2	2	2	3	2	1
1.1	2	1	1	2	2	2	2	3	2	1
1.3	2	1	1	2	2	2	2	3	2	1
1.5	2	1	1	2	2	2	1	3	5	3
1.7	2	2	1	2	2	2	2	3	11	6
1.9	2	1	1	2	2	5	4	3	39	7
2.1	2	1	1	2	1	5	5	8	41	36
2.3	2	1	1	2	2	23	21	49	49	4
2.5	2	1	1	2	2	23	3	49	58	3
2.7	2	1	1	2	1	5	13	57	61	2
2.9	1	1	1	2	1	7	57	53	61	2
3.1	2	1	1	2	1	8	51	51	51	2

PASS FAIL

Coside clean netlist generation 1/3



Coside clean netlist generation 2/3

test_sch_old.cpp

```

3@// @copyright COSEDA Technologies GmbH. All rights reserved. 19
20@/* ===== DO NOT EDIT THIS FILE! ===== */
21@ * = This file was automatically generated from an COSIDE schematic.
22@ * = (recreate via: "test_sch.scaml")
23@ *
24@ */
25@ // include submodules
26@ #include <sca_basic_libraries/arithmetic_sc/add2_sc.h>
27@ #ifndef TEST_TEST_LIB_TEST_SCH_H
28@ // if this file is not included by the header keep implementation
29@ #include "test_sch.h"
30@ #define COSIDE_INCLUDE_IMPLEMENTATION
31@ #endif
32@ // adds SystemC namespaces for user convenience
33@ #include <systemc.h>
34@ #include <systemc-ams.h>
35
36@ // explicitly use std::abs() in any cases
37@ #include <cmath>
38@ using std::abs;
39
40@namespace test_namespace
41{
42@ // component declarations
43@ struct test_sch::components
44{
45@     // declare instance references for external access
46@     add2_sc<short>& i_add2_scl;
47@     // declare node and signal references for external access
48@     // component constructor
49@     components(
50@         add2_sc<short>* i_add2_scl_
51@     ) :
52@         i_add2_scl(*i_add2_scl_);
53@     {}
54@     // component destructor
55@     ~components()
56@     {
57@         // delete instances
58@         delete &i_add2_scl;
59@         // delete signals
60@     }
61@ };
62@ #ifdef COSIDE_INCLUDE_IMPLEMENTATION
63
64@////////// architecture implementation (netlist) //////////
65@ // architecture implementation (netlist)
66
67
68@void test_sch::architecture()
69{
70    //////////

```

Old netlist

test_sch.h

```

3@// @copyright COSEDA Technologies GmbH. All rights reserved. 18
19@ #pragma once
20
21@/* ===== DO NOT EDIT THIS FILE! ===== */
22@ * = This file was automatically generated from an COSIDE schematic.
23@ * = (recreate via: "test_sch.scaml")
24@ *
25@ */
26
27@ #include <systemc>
28
29@ // include submodules
30@ #include "sca_basic_libraries/arithmetic_sc/add2_sc.h"
31
32@ SC_MODULE(test_sch)
33{
34@     // ports
35@     sc_core::sc_in<short> sc0_i;
36@     sc_core::sc_in<short> scl_i;
37@     sc_core::sc_out<short> sc0_o;
38
39@     // constructor
40
41@     test_sch::test_sch(sc_core::sc_module_name) :
42@         sc0_i("sc0_i"),
43@         scl_i("scl_i"),
44@         sc0_o("sc0_o"),
45@         i_add2_scl("i_add2_scl")
46@     {
47@         // SystemC adder
48@         i_add2_scl.sc0_i(sc0_i);           /* first summand */
49@         i_add2_scl.scl_i(scl_i);          /* second summand */
50@         i_add2_scl.sc0_o(sc0_o);          /* sum */
51@     }
52
53
54@ private:
55@     // parameters
56@     // signals
57@     // submodule instances
58@     add2_sc<short> i_add2_scl;        /* SystemC adder */
59@ };
60
61

```

New netlist

Coside clean netlist generation 3/3

Clean netlist
No pointers or complex structures

Old netlist

```

68 void test_sch::architecture()
69 {
70     //////////////////////////////////////////////////////////////////
71     // generate nodes/signals - map to references and name
72     //////////////////////////////////////////////////////////////////
73
74     //////////////////////////////////////////////////////////////////
75     // instantiate modules, assign parameter
76     //////////////////////////////////////////////////////////////////
77     add2_sc<short>::params p_i;
78     add2_sc<short> *i_add2_scl;
79     i_add2_scl = new add2_sc<short>("i_add2_scl", p_i);
80     // port binding see netlist section
81
82     // netlist section
83     //////////////////////////////////////////////////////////////////

```

New netlist


```

30 // @copyright COSEDA Technologies GmbH. All rights reserved.
31
32 #pragma once
33
34 //=====
35 // DO NOT EDIT THIS FILE!
36 // =====
37 // This file was automatically generated from an COSIDE schematic.
38 // (recreate via: "test_sch.schml")
39 // =====
40
41 #include <systemc>
42
43 // include submodules
44 #include "sca_basic_libraries/arithmetic_sc/add2_sc.h"
45
46 SC_MODULE(test_sch)
47 {
48     // ports
49     sc_core::sc_in<short> sc0_i;
50     sc_core::sc_in<short> scl_i;
51     sc_core::sc_out<short> sc0_o;
52
53     // constructor
54
55     test_sch::test_sch(sc_core::sc_module_name name) :
56         sc0_i("sc0_i"),
57         scl_i("scl_i"),
58         sc0_o("sc0_o"),
59         i_add2_scl("i_add2_scl")
60     {
61         // SystemC adder
62         i_add2_scl.sc0_i(sc0_i);           /* first summand */
63         i_add2_scl.scl_i(scl_i);          /* second summand */
64         i_add2_scl.sc0_o(sc0_o);          /* sum */
65     }
66
67     // private
68
69     // parameters
70
71     // signals
72
73     // submodule instances
74     add2_sc<short> i_add2_scl;        /* SystemC adder */
75 };


```

From SystemC to HDL in a few clicks

- › SystemC „clean“ netlist from COSIDE®
- › Conversion of each SystemC module
- › Conversion of top-level
- › High level synthesis
 - Vivado HLS
 - Mentor Catapult




Coside CCB – SystemC to Virtuoso Export 1/3





› Export of the top level testbench

Coside CCB – SystemC to Virtuoso Export 2/3





› Export of the DUT schematic

Coside CCB – SystemC to Virtuoso Export 3/3




› Same netlists ...

Coside CCB – SystemC to Virtuoso Export 3/3




› ... But different digital cores instances

SystemC & VHDL cosimulation (1/2)




*Note: Mentor Catapult would also allow cosimulation in an integrated environment

SystemC & VHDL cosimulation (2/2)



Direction Signal Path



Analog Front End board



Speed Signal Path

Digital core





FPGA board

Measurements setup in the laboratory



Automatic measurement & simulations crosscheck



Agenda

1

Motivation

2

Methodology

3

Results and Conclusions

Results and Conclusion (1/3)

How much effort was spent for the different steps in the flow?



- Modeling: 1 month if concept available (SysC reuse) / up to 1 year if concept has to be developed
- Simulation setup: straightforward, just the parameter sweeps and their steps have to be defined
- SysC to HDL conversion: achieved with a one-click approach using Mentor Catapult software
- SysC & HDL cosimulation: made possible by Cosedra-Cadence-Bridge (CCB) with one click export
- Synthesis on FPGA possible without any need of modifications, using Xilinx ISE synthesizer

Results and Conclusion (2/3)

- › How much time was saved by this methodology?
 - From virtual to real HW prototype: 3 to 6 man / months faster!
- › What is the simulation speed of SysC vs. Matlab vs. SysC/HDL co-sim?
 - SystemC : 1ms of simulation → ca. 5 s in the real world
 - Matlab: does not affect the simulation speed, only used to handle the regression
 - SystemC / HDL co-simulation: around 6 times slower than SystemC due to RTL simulation time (dominant)

Results and Conclusion (3/3)

- › One-click conversion finally possible
- › HDL and SystemC match 1:1 in cosimulation
- › Measurements ongoing, correct functionality already observed

- › High level synthesis approach
 - Saves development resources and time
 - Increase reuse and speed
- › Rapid prototyping approach
 - Increase design confidence
 - Allow better customers interaction

- › Any questions?



Part of your life. Part of tomorrow.

